What is claimed is:

- 1 1. A semiconductor integrated device provided with a
- 2 conductive layer and an interlayer insulating film both of which
- 3 are formed on a semiconductor substrate, the semiconductor
- 4 integrated device comprising:
- a first insulating film formed on any one of the conductive
- 6 layer and the interlayer insulating film;
- a two-layer pad including an upper layer pad and a lower
- 8 layer pad, the lower layer pad being formed on the first
- 9 insulating film;
- a second insulating film formed on any one of the
- 11 conductive layer and the interlayer insulating film, the second
- 12 insulating film having a film thickness greater than that of
- 13 the first insulating film;
- a third insulating film deposited on both of the first
- insulating film and the lower layer pad of the two-layer pad;
- a conductive plug for connecting the upper pad and lower
- 17 pad of the two-layer pad, the conductive plug being formed in
- 18 the third insulating film;
- the upper layer pad of the two-layer pad being formed on
- 20 the third insulating film; and
- 21 a single-layer pad formed on the second insulating film,
- wherein the single-layer pad is bonded without a bonding
- 23 wire, and the second layer pad of the two-layer pad is bonded
- 24 with the bonding wire.
 - The semiconductor integrated device, according to claim 1,
 - 2 wherein the first, second, and third insulating films are

- 3 silicon oxide films.
- The semiconductor integrated device, according to claim 2,
- 2 wherein a film thickness of each silicon oxide film is
- 3 approximately 0.5 μm to 1.0 μm .
- 1 4. The semiconductor integrated device, according to claim 1,
- 2 wherein the first, second, and third insulating films are
- 3 silicon nitride films.
- The semiconductor integrated device, according to claim 4,
- wherein a film thickness of each silicon nitride film is
- 3 approximately 0.5 μ m to 1.0 μ m.
- 1 6. The semiconductor integrated device, according to claim 1,
- 2 further comprising:
- a circuit pattern under both of the single-layer pad and
- 4 the two-layer pad.
- 1 7. The semiconductor integrated device, according to claim 6,
- 2 wherein the circuit pattern is an I/O buffer.
- 1 8. The semiconductor integrated device, according to claim 1,
- wherein the two-layer pad is arranged against a chip edge
- 3 of the semiconductor integrated device, and the single-layer
- 4 pad is arranged inside the two-layer pad.
- 9. The semiconductor integrated device, according to claim 1,

- 2 wherein the single-layer pad is arranged against a chip
- 3 edge of the semiconductor integrated device, and the two-layer
- 4 pad is arranged inside the single-layer pad.
- 1 10. The semiconductor integrated device, according to claim 1,
- 2 wherein a first layout configuration is formed in which
- 3 the single-layer pad is arranged against a chip edge and in which
- 4 the two-layer pad is arranged inside the single-layer pad, and
- wherein, next to the first layout configuration, a second
- 6 layout configuration is formed in which the two-layer pad is
- 7 arranged against the chip edge and in which the single-layer
- 8 pad is arranged inside the two-layer pad, and
- 9 wherein the first and second layout configurations are
- 10 alternately adopted to arrange the two-layer pads and the
- 11 single-layer pads.
 - 1 11. A semiconductor device comprising:
 - 2 a semiconductor chip;
 - 3 an internal circuit area provided in said semiconductor
 - 4 chip, said internal circuit area including a functional block;
 - 5 a plurality of buffer areas provided to surround said
 - 6 internal circuit area, each of said buffer areas including an
 - 7 input/output buffer; and
 - 8 a plurality of pad structures each provided above an associated
 - 9 one of said buffer areas, each of said pad structure including
- 10 an interlayer insulating layer, a bonding pad formed on said
- 11 interlayer insulating layer, a test pad formed on said
- 12 interlayer insulating layer apart from said bonding pad, a

- conductive line electrically connecting said bonding pad and 13 test pad with each other, an intermediate pad layer embedded 14 in said interlayer insulating layer, at least one first contact 15 plug selectively formed in a part of said interlayer insulating 16 layer sandwiched between said bonding pad and said intermediate 17 pad layer to thereby form an conductive path therebetween, and 18 a passivation film formed to cover said boding pad and said test 19 pad and having first and second openings that expose respective 20 parts of said bonding pad and said test pad. 21
 - 1 12. The device as claimed in claim 11, further comprising 2 an insulating film covering said semiconductor chip, al least 3 one interconnection layer provided between said insulating film 4 and said interlayer insulating layer.
 - 13. The device as claimed in claim 12, wherein said pad structure further includes at least one second conductive plug selectively formed in a part of said interlayer insulating layer between said intermediate pad layer and said interconnection line to thereby form a conductive path therebetween.
 - 1 14. The device as claimed in claim 13, wherein said 2 second conductive plug is provided apart in plan view from said 3 bonding pad.